1-V CMOS Comparator for Programmable Analog Rank-Order Extractor

نویسندگان

  • Yu-Cherng Hung
  • Bin-Da Liu
چکیده

A CMOS rail-to-rail comparator operating at low-voltage supply by using a conventional fabrication process is proposed. Based on the comparator, an analog rank-order extractor with winner-take-all capability is presented. An experimental chip was fabricated using 0.5 m CMOS technology. Measured results at 1–V supply voltage show a comparator response time of 4 s for 10-mV precision and that the extractor within 4 s successfully identifies a 100-mV differential voltage among inputs to find a rank order of the input set.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A high speed and area efficient on-chip analog waveform extractor

A multiple pass A/D conversion technique is proposed for mixed-signal test applications. Only a single on-chip comparator and sample-and-hold circuit is required to digitize repetitive analog waveforms. Simulations show 10 bits of amplitude resolution at 300 MHz for a bipolar comparator design (0.8 μm BiCMOS process), and 10 bits of amplitude resolution at 667 MHz for a CMOS comparator design (...

متن کامل

Design and Implementation of a 10-bit SAR ADC with A Programmable Reference

This paper presents the development of a 38.5 kS/s 10-bit programmable reference SAR ADC which is in MIMOS’s 0.35 μm CMOS process. The design uses a resistive DAC, a dynamic comparator with pre-amplifier and logic to create 10 effective bits ADC. A programmable reference circuitry allows the ADC to operate with different input ra 0.6 V to 2.1 V. The ADC consumed less than 7.5 mW power with a 3 ...

متن کامل

Monolithic Analogue Reconfigurable Devices

This paper presents differential frequency-to-voltage (F/V) and voltage-to-frequency (V/F) converters employing single CMOS Field Programmable Analog Array (FPAA) device. The proposed electronic circuits are based on charge-balance conversion method. The F/V converter basically consists of analogue comparator, differentiator that detects the rising and falling edges of the shaped waveform, volt...

متن کامل

Analysis and Design of High Speed Low Power Comparator in ADC

the fast growing electronics industry is pushing towards high speed low power analog to digital converters. Comparator is electronic devices which are mainly used in Analog to Digital converter (ADC). In ADC they are used for quantization process, and are mainly responsible for the delay produced and power consumed by an ADC. A high speed low power comparator is required to satisfy the future d...

متن کامل

A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS

This paper presents a new very low-power, low-voltage successive approximation analog to digital converter (SAR ADC) design based on supply boosting technique. The supply boosting technique (SBT) and supply boosted (SB) circuits including level shifter, comparator, and supporting electronics are described. Supply boosting provides wide input common mode range and sub-1 Volt operation for the ci...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008